By Admin / Uncategorized / 0 Comments

SANTA CLARA, Calif. –– Aug 2nd, 2019 –– Empyrean Software (Empyrean) today announced that Monolithic Power Systems, Inc.(MPS), a leading power IC products supplier in US, has adopted Empyrean Polas™ to analyze the reliability of power IC during layout stage of the design process.

Empyrean Polas™ is a layout-based reliability analysis product for power IC designs with comprehensive capabilities such as power path Rds(on) calculation and EM/IR-drop analysis, power MOSFET timing analysis and crosstalk analysis.

As a leading international semiconductor company, MPS creates cutting-edge solutions to improve the quality of life with green, easy-to-use products. With innovative proprietary technology processes, MPS thrive on re-imagining and re-defining the possibilities of high-performance power solutions in industrial applications, telecom infrastructures, cloud computing, automotive, and consumer applications.

“Benefiting from abundant experiences and test data, MPS has been leading the CMOS power supply technology in the world, ” said Zhengwei Zhang, Vice President of Design Engineering at Monolithic Power Systems, Inc., “With help from Empyrean’s Polas power layout analysis solution, we were able to analyze and build the required reliability into the design prior to tape out. We also chose Empyrean for their excellent support on a variety of customized features. ”

“With the increasing reliability requirements for today’s power ICs, designers have to confront the increasing reliability challenges from physical effects including shrinking process geometries, increasing current densities and related thermal issues. I am glad to see them use Polas and incorporate it into their flow,” said Steve Yang, CEO of Empyrean Software. “In addition, I sincerely appreciate the comprehensive collaboration we have had with MPS on Analog/Mixed-Signal design flow since 2011.”

About Empyrean Software
Founded in 2009, Empyrean Software is an Electronic Design Automation (EDA) and intellectual property (IP) technology leader delivering fast and true physically aware, design closure and optimization solutions for timing, clock and power of systems on chip (SoCs). The company also offers a high-performance accurate circuit simulator and is an analog IP and fast SerDes IP provider. For details, go to:


For more information, contact:

For more information, contact:
Gloria Lin
Empyrean Software

By Admin / Uncategorized / 0 Comments

Empyrean Software,an IC and FPD (flat panel display) EDA solutions and IP provider based in Beijing, China, announced today that its analog/mixed-signal IC design platform has been included in TowerJazz’s design reference flow with verified process design kits (iPDKs).  The cooperation between Empyrean and TowerJazz will provide a comprehensive solution to accelerate the process from design to manufacture and improve product yield. The package, which includes Spice model, iPDK, LVS, DRC and extraction, has been uploaded to TowerJazz’s eBiz portal for download by mutual customers.


Empyrean’s analog/mixed-signal IC design platform is a full design flow for analog mixed-signal circuits, including: schematic editor (Empyrean Aether™ SE), true-Spice circuit simulator (Empyrean ALPS™), layout editor (Empyrean Aether™ LE), design verification (Empyrean Argus™), and parasitic R/C extraction (Empyrean RCExplorer™).

TowerJazz, the global specialty foundry leader, specializes in manufacturing analog integrated circuits in growing markets such as automotive, medical, industrial, consumer and aerospace and defense. TowerJazz’s design enablement platform complements its sophisticated technology and enables a quick and accurate design cycle. TowerJazz works with EDA partners to create design flows providing a complete design and manufacturing offering and the fastest path to silicon realization.

“Working with Empyrean to qualify our standard design kit will give our mutual customers more EDA flows to choose from,” said Ofer Tamir, Design Enablement Senior Director at TowerJazz. “The tools are easy to use and adopt into an open design ecosystem.”

“It was necessary to build a smooth mixed-signal IC design flow with a one-stop platform to bring our design method to the next level,” said Guoxing Li, VP of O2Micro Inc. “With the help of TowerJazz’s iPDK and Empyrean’s AMS flow, a high degree of automation flow has been made possible. We also chose Empyrean for their ability to provide us excellent support all over the world.”

“TowerJazz continually diversifies the EDA choice of AMS IC design which obviously powers up the IC design methodology and draws more customers for both parties,” said Kevin Wu, Senior VP of Empyrean. “Empyrean provides a smooth flow and innovative design solution based on TowerJazz’s service enabling a competitive advantage especially for mixed-signal IC suppliers.”


Empyrean is a proud sponsor of TowerJazz’s Technical Global Symposium (TGS) China on August 22, 2018 at the Parkyard Hotel in Shanghai.


About TowerJazz

Tower Semiconductor Ltd. (NASDAQ: TSEM, TASE: TSEM) and its subsidiaries operate collectively under the brand name TowerJazz, the global specialty foundry leader. TowerJazz manufactures next-generation integrated circuits (ICs) in growing markets such as consumer, industrial, automotive, medical and aerospace and defense. TowerJazz’s advanced technology is comprised of a broad range of customizable process platforms such as: SiGe, BiCMOS, mixed-signal/CMOS, RF CMOS, CMOS image sensor, integrated power management (BCD and 700V), and MEMS. TowerJazz also provides world-class design enablement for a quick and accurate design cycle as well as Transfer Optimization and development Process Services (TOPS) to IDMs and fabless companies that need to expand capacity. To provide multi-fab sourcing and extended capacity for its customers, TowerJazz operates two manufacturing facilities in Israel (150mm and 200mm), two in the U.S. (200mm) and three facilities in Japan (two 200mm and one 300mm). For more information, please visit


About O2Micro

Founded in April 1995, O2Micro International limited (NASDAQ: OIIM) designs, develops and markets innovative power management components for the Computer, Consumer, Industrial, Automotive and Communications markets. Its strengths lie in its system architecture knowledge in power management, fast time-to-market, strong customer relationships, and mixed signal engineering Integrated Circuit (IC) capabilities. The strength in mixed signal engineering is due to O2Micro’s talented teams of analog and digital engineers. With offices worldwide, the company is staffed by a team of industry veterans with a successful track record and proven expertise in design, marketing, and operations. The company’s IC products are manufactured by recognized foundries worldwide. O2Micro’s extensive list of customers includes most of the world’s leading electronics manufacturers of Computer, Consumer, Industrial, Automotive and Communications products. Moreover, O2Micro attaches great importance to the development and protection of intellectual property rights. We have a wide range of international invention patents of IC and applications, as well as a large number of registered trademarks and other intellectual property rights. At present, we have 1755 granted patents in the worldwide. For more information, please visit

By admin / Uncategorized / 0 Comments

Published on SemiWiki (Article Link)




One task that is not very exciting but is critical is that of library quality assurance. Many design groups have created their own procedures, often having been burned in the past, to ensure that the libraries that they use are good. Failure to do so has resulted in:

  • example 1: just before tapeout it was discovered that the layout and the LEF for a cell did not match. It took days to track this down
  • example 2: the timing files did not match the netlist causing post-layout simulation to fail
  • example 3: after weeks of iterating to try and achieve timing closure it was found that there was a constraint error in the library with setup+hold<0

These types of errors are at one level almost trivial, but the consequences can be severe. Empyrean Software have a tool Qualib to address this. As you might guess from its name, Qualib is a library quality inspection tool. It is a comprehensive platform to qualify library/IP with advanced analysis features for better quality. Qualib can be used by design groups as a sort of incoming inspection on 3rd party libraries and IP, and it can also be used by the creators of library and IP to perform an outgoing inspection, ensuring that they are shipping good product.Qualib performs a number of important checks:

  • Cell Presence Check: based on a cell list ensure that all views of all cells are present and that there are no additional cells or views
  • LEF vs GDS Check: ensure that the reduced cell view in the LEF matches the actual layout: pin name, pin shape, boundary, obstructions (layers should either be pins or obstructed)
  • Timing versus Verilog Check: ensure that the timing in the .lib matches the Verilog: pin name and direction, function, timing arcs
  • LEF Check: make sure that the LEF is consistent: cell properties, pin properties, DRC issues (such as off-grid), routability issues (unreachable pins)
  • GDS Check: label errors, tag errors, DRC errors issues (layout out of boundary etc)
  • Timing Check: ensure timing constraint consistency, setup+hold>0, timing arc presence, power arc presence, condition consistency, timing table monotonicity (if the load doubles the cell should get slower not faster)
  • For transistor level designs there are also equivalent checks that the circuit description language (CDL) matches LEF, timing and verilog

The flow is straightforward, selecting the rules, running the checks and then getting reports in either html or text formats. There is an interactive environment for setting up the checks and examining issues.

The benefits of Qualib are not so much that errors are found that would otherwise be missed. Modern design practice almost guarantees that the problems will eventually come to light. But what is important is to find problems that will be tapeout show-stoppers earlier in the design cycle, with the reduced risk of major panic just before tapeout. By having “known good” libraries early in the design cycle there is a reduced risk of missing the tapeout schedule when errors only get discovered during final verification. This is another example of what has become almost universally known as “shift left”, moving the discovery and fixing of problems earlier in the design cycle so that the design cycle is shortened and issues are discovered when there is still time to fix them without slipping the tapeout.

Read more “Blog: How Good Is Your Library? Are You Sure?”

By admin / Uncategorized / 0 Comments

Blog: How Good Are Your Clocks?

Published on SemiWiki (Article Link)




One of the trickiest tasks in designing a modern SoC is getting the clock tree(s) right. The two big reasons for this:

  • the clocks can consume 30{c9f8253d00388757a40a8936b9f1a45e3317544b84db7d04736a2bdf34a57b51} or more of the power of the whole chip, so minimizing the number of buffers inserted is critical to keeping power under control
  • the clock insertion delay and clock skew have a major impact on timing. If a flop on the early side of the skew window drives a flop on the late side, or vice versa, it can consume a large part of the setup/hold margin and so affect the maximum clock frequency that the chip will work at

The clock-tree is actually constructed during physical design during the clock-tree synthesis (CTS) phase. This is driven by constraints provided by the design team and so a large part of producing a good clock-tree is creating good constraints.An additional issue is that increasingly SoCs are built out of blocks of IP assembled together. Typically the IP blocks are designed by a “front-end” design team, often overseas, and the physical design and assembly is done by a “back-end” team at the headquarters.

But this leads to another problem. The front-end designers have to come up with good constraints, plus avoid producing inherently unbalanced logic that will be difficult to clock. However they don’t think like back-end designers and don’t understand the physical CTS process well.

Meanwhile the back-end team doesn’t understand the clock structure well, and by that stage in the design process has little time for interaction. They will typically run with whatever the front-end teams gave them and do their best to close timing with what they have. But it is frustrating and may be impossible to close timing with a suboptimal clock tree.

Empyrean Software has a tool, ClockExplorer, that addresses these problems. It provides front-end designers with feedback on the quality of the clock tree to find errors or suboptimal design. Structure and constraint checking can also evaluate clock quality, and help front-end and back-end designers to identify design problems that should be fixed early.It then allows the front-end designers to communicate this information to the back-end designers and gives them similar feedback. It can also be used after CTS to do a more in-depth analysis taking the physical information into account. Of course at this point it can display a layout view, showing where the actual clock-paths run on the physical chip. For each problem, ClockExplorer can identify the problem, detail what issue it will cause and explain what needs to be changed to fix the problem. In this way it allows less experienced designers to be effective and avoid creating problems that will only show up later.

Note that ClockExplorer does not create the actual clock tree, that is still left to the CTS. ClockExplorer is a tool that allows front-end and back-end designers together to create good clock constraints, which in turn will lead to better clocks, lower power, and a fast timing closure process. In short, better CTS QoR.ClockExplorer allows designers to look at a schematic of the clock tree. Since all the datapath elements are suppressed, it can handle extremely large designs very fast. For front-end designers it produces a timing dependency report, reports suboptimal structures, missing constraints and so on. It can automatically identify false paths or unnecessary balancing, and so minimize the number of buffers that will need to be inserted. The clock tree can be displayed by level or by delay.

As an example of its use on a 28nm design with 600K instances it reduced the clock tree buffer count by 40{c9f8253d00388757a40a8936b9f1a45e3317544b84db7d04736a2bdf34a57b51}, the hold time total negative slack (TNS) by 80{c9f8253d00388757a40a8936b9f1a45e3317544b84db7d04736a2bdf34a57b51} and so on. See the table below.

In summary, ClockExplorer is a tool offering structure and constraint checking, constraint optimization, and clock tree debugging.

Read more “Blog: How Good Are Your Clocks?”

By admin / Uncategorized / 0 Comments

Blog: What is Skipper?

Published on SemiWiki (Article Link)


What is Skipper? Well, it seems it’s a penguin in the movie Madagascar. skip0And one of Barbie’s sisters. Who knew? But for Semiwiki readers it’s an integrated chip finishing platform from Empyrean Software. Skipper can read in full-chip layout extremely fast, examine it and manipulate it in various ways, and write it out again.

Skipper solves a number of different problems, both before tapeout and when debugging silicon exhibiting problems:

Read more “Blog: What is Skipper?”

By admin / Uncategorized / 0 Comments

P&R Aware ECO

Published on SemiWiki (Blog Link)

Modern SoC designs require a placement- and routing-aware ECO solution to close timing

As an applications engineer for over 15 years supporting physical design tools that enable implementation closure, I have seen the complexity of timing closure grow continuously from one process node to the next. At 28nm, the number of scenarios for timing sign-off has increased to the extent that is way beyond the number that a Place & Route tool can handle. Most designers turned to Static Timing Analysis (STA) tools for a solution. But the STA tools have two limitations:

  1. STA tools usually run in a scenario-by-scenario fashion. For STA tools to generate ECOs that close timing for all scenarios, one would need to run multiple sessions at the same time, one session for each scenario. This requires the STA tools to be run simultaneously on multiple servers, with each server needing a license.
  2. Current STA tools do not have or use the physical information. As a result, many ECO’s (Engineering Change Orders) generated by STA tools may end up being not implementable in the physical world due to placement and/or routing congestions.

These limitations prompted for a new solution that can:

  1. Simultaneously handle large number of scenarios without requiring large number of licenses/server machines
  2. Understand the impact placement and routing have on those scenarios and hence implement ECO directive accordingly

These requirements are critical to effectively and efficiently achieve timing closure.Without these capabilities, designers are forced into not only a process that takes too many iterations and longer time to closure, and often have to accept lower chip performance for time to market.

In a recent customer engagement, I had to help the customer close timing on a design that was highly congested in both placement and routing. In addition, the design required timing closure on more than 100 sign-off scenarios. It would have taken multiple engineers and many weeks to close timing using an STA based methodology.

A key point to note is that not all routing congested areas are also placement congested, such as the channels between the macros at the top level of an SoC design. Hence, to effectively address timing violations, the tools and flow must understand both placement and routing congestion. Otherwise, one might cause new setup violations while fixing the hold violations due to detoured ECO routes. This is the primary reason why an STA based flow that is not placement and most importantly routing-aware takes many iterations to close timing.

We identified the congestion issues and used a placement and routing aware timing closure solution that could simultaneously handle all MMMC scenarios. Results: quicker timing closure with far fewer iterations!

At 20nm, a timing closure solution must be routing aware, because the additional requirements of double patterning and Vt implanting rules have a direct impact on timing and hence closure.Welcome your comments and sharing your experiences with timing closure.

Empyrean Software (San Jose, California) develops and markets solutions that accelerate SoC design closure. Its flagship products, ClockExplorer and TimingExplorer were released to the market in 2006 and 2009 respectively. They have been successfully used and taped-out in over 100 SoC designs. Other products from ICScape include PowerExplorer, RCExplorer and LibExplorer. It offers sales and technical support for its products in US, China, Japan, South Korea and Taiwan.

Read more “P&R Aware ECO”

By admin / Uncategorized / 0 Comments

Blog: CTS Specs

Published on SemiWiki (Article Link)

Properly Handing Of Clock Tree Synthesis Specifications Edit

Given today’s design requirements with respect to low power, there is increasing focus on the contribution to total power made by a design’s clock trees. The design decisions made by the front-end team to achieve high performance without wasting power must be conveyed to back-end team. This hand-off must be accurate and complete. A key component of that hand-off is the clock tree synthesis (CTS) constraints. Let’s look at what can go wrong and how to avoid these pitfalls.The clock trees in chips ten years ago were fairly simple and most chips had only a handful of clock trees. In today’s technologies this has exploded into a forest of clock trees. Sheer volume alone points to the need for automation. But even more daunting are complexities of today’s clock trees. Clock gating has been in use for a while now to aid in reducing power. Included IP blocks will have their own clock requirements. There are generated clocks, overlapping clocks, clock dividers, and on and on. All of this information needs to be packaged by the front-end team into the SDC file and clock specification (clock constraint) file for use by the back-end team.

Empyrean Software’s ClockExplorer tool was developed to provide analysis tools to help both teams understand the entire clock graph being developed. It crosschecks equivalence of constraints generated by front-end and back-end teams. Both teams could use ClockExplorer to analyze and sign-off the netlist and clock constraints. ClockExplorer’s platform checks the clock structure and aids in the generation constraints for a CTS tool, including CTS sequencing for complex situations with multiple SDC files and overlapping clock trees. If these tasks are done manually by either team, mistakes are much more likely to occur.
Beyond the important capabilities of simply generating and checking the constraints, ClockExplorer also optimizes the clock topology to reduce latency. As a visual aid, ClockExplorer also generates a clock schematic, greatly assisting in reviews and discussions between the teams.

By using tools such as Empyrean Software‘s ClockExplorer, I think that front-end and back-end design teams will be able to cut design errors due to improper understanding of, or generation of, clock tree synthesis constraints. They will have a common view of the clock system, consistent checking and automated generation handling the key aspects of the constraint files. This should make a difficult task much easier and more reliable. Where discrepancies due crop up, the visual aid enabled by the automatic generation of the clock schematics should make debugging and communications between the teams much easier.

Read more “Blog: CTS Specs”