Product Portfolio
Current location:Home page > Product Portfolio > Digital SoC Design Solution > Empyrean Skipper® – Layout Integration and Analysis
Empyrean Skipper® – Layout Integration and Analysis

Ultra-High-Performance Layout Integration and Analysis

 


Empyrean Skipper® provides a powerful layout analysis and integration solution for improving layout signoff efficiency. Innovative cache and shared-memory technologies deliver industry-leading performance and significantly reduce layout loading time.  Its parallel layout scanning technology further accelerates IP integration and merging for large-scale designs.

Empyrean Skipper® provides comprehensive layout analysis capabilities, including net and short tracing, layout comparison, point-to-point (P2P) reliability analysis, weak-connectivity analysis, density checking, and pad reporting. It also offers intuitive debugging and review features for LVS and DRC violations, support for FIB processing workflows, and unique digital signature tracking technology for efficient IP management and traceability.

 

Key Benefits:  Efficient Layout Sign-off
 High Performance – Incorporates cache and share-memory mode for fast layout loading
 Large Capacity Layout Analysis – Supports net/short tracing, LVL, and P2P analysis
 Fast IP Merging – Accelerates IP integration with parallel scan technology 

Testimonialsmore

© 2024 Empyrean Technology Co., Ltd  www.empyrean-tech.com